Revision history [back]

CXL.Cache, which is a cache coherent interconnect technology that enables high-speed communication between processors and memory in heterogeneous systems, is supported in the Linux Kernel through various components such as CXL core driver, ACPI enumeration, and memory management.

The CXL core driver is responsible for managing the CXL device and discovery, supporting multiple CXL ports and associating them with different devices, and providing an interface to the Linux upper layers. The driver is also responsible for handling any low-level operations such as firmware updates, device resets, and interrupts.

ACPI enumeration is used to discover the CXL devices and their capabilities, and to configure them accordingly. ACPI tables are used to provide information about the devices, such as the device type, resources, and dependencies. This information is used by the CXL core driver to discover and manage the devices.

Memory management is supported using the CXL memory driver. This driver handles the requests for memory allocation, deallocation, and mapping for CXL-connected devices. It also notifies the CXL core driver of any memory hotplug events and changes in memory topology.

In summary, CXL.Cache is supported in the Linux Kernel through a combination of core drivers, ACPI enumeration, and memory management. These components work together to provide a comprehensive CXL support for Linux.